Salicide Residues Defects Characterization and Reduction in Front-End Pre-Metal Cleaning Process Wafer Fabrication
Downloads
Wafer fabrication for integrated circuit is one of the most complicated process in semiconductor manufacturing industry. High yield is always the ultimate goal to achieve hence a good defect management is the key to ensure the goal is met. Salicide residue is a major defect wet etching process. The defect is contributing a total of 1% loss in overall wafer fab sort yield, that is an equivalent to USD$ 5 million loss per year. The objective for this research is to identify the root cause and determine the element of the residue defect in the wafer substrate at Salicide Pre-Clean wafer fabrication process. Once this has been achieved, next is to determine a novelty solution to reduce the residue defects and finally validate the effectiveness of the novel solution in reducing the salicide residue defects. An investigation of one factor at the time has been conducted with various experiments including screening all the hardware resources available by using ANOVA studies. The result has concluded that the salicide residue consists of carbon defect is observed after Salicide Pre-Clean step when the standard diluted hydrofluoric acid (dHF) is used by the wet station equipment to clean the product wafers. This study has discovered an innovated solution to minimize the chemical contact on the wafer has resulted in reducing the post clean defects residue by 80% and eliminate 1% of the total product sort yield loss issue.
Wang, J., Zhang, J. and Wang, X., 2018. A Data Driven Cycle Time Prediction With Feature Selection in a Semiconductor Wafer Fabrication System. IEEE Transactions on Semiconductor Manufacturing, vol. 31, no. 1, pp. 173-182, Feb. 2018, doi: 10.1109/TSM.2017. et al., “A Data Driven Cycle Time Prediction with Feature Selection in a Semiconductor Wafer Fabrication System,” IEEE Transactions on Semiconductor Manufacturing, vol. 31, no. 1, pp. 173-182, 2018, doi: 10.1109/TSM.2017.2788501.
Kopp , D., Mönch, L., Pabst, D. and Stehli, M., 2020. Qualification management in wafer fabs: Optimization approach and simulation-based performance assessment. IEEE Transactions on Automation Science and Engineering, vol. 17, no. 1, pp. 475-489. Doi: 10.1109/TASE.2019.2935469. Available at : https://ieeexplore.ieee.org.libproxy.utem.edu.my/document/8822466
Rothrock, S., 2019. Semiconductor manufacturing strategy: Where in the world to locate a fab or cleanroom? International Symposium on Microelectronics (2019) 2019 (1): 000454–000462. Available at: https://meridian.allenpress.com/ism/article-abstract/2019/1/000454/433147/Semiconductor-manufacturing-strategy-Where-in-the
Leachman, R., Ding, S. and Chien, C. F., 2007. Economic Efficiency Analysis of Wafer Fabrication, IEEE Transactions on Automation Science and Engineering, pp. 501-512.
Hahn, G.L. and Kuhn, H., 2012. Simultaneous Investment, Operations and Financial Planning in Supply Change: A Valued-based Optimization Approach. International Journal of Production Economics, pp. 559-569.
Anysilicon, Foundry Ranking by Capacity 2013-2014, available at: http://anysilicon.com/foundry-ranking-capacity-2013-2014 (Accessed: 25 May 2020).
David, M., 2013. European Equipment CAPEX To Grow 50% Next Year. Available at: https://www.electronicsweekly.com/news/business/european-equipment-capex-to-grow-50-next-year-2013-12/ (Accessed: 18 June 2019).
IC Insights, 2012. Foundries Soar While Most Japanese Companies Crash in 2Q12 Ranking. IC Insights Research Bulletin, retrieved from www.isuppli.com.
Ibrahim, K., Chik, M.A. and Hashim, U., 2014. Managing Demand Variability to Achieve Optimum Cost and Revenue in Wafer Foundry, pp. 7-10.
Fortune Business Insights. 2021. Semiconductor market size, share and covid-19 impact analysis, by components (memory devices, logic devices, analogue IC, MPU, discrete power devices, MCU, sensors and others), by application (network and communications, data processing, industrial, consumer electronics, automotive, government) and regional forecast, 2021 -2028 .Available at: https://www.fortunebusinessinsights.com/semiconductor-market-102365.
Tsujimura, M., 2020. Lead the future: Semiconductor evolution as seen by CMP manufacturers. 2020 China Semiconductor Technology International Conference (CSTIC), 2020, pp. 1-4, doi: 10.1109/CSTIC49141.2020.9282449. Available at: https://ieeexplore.ieee.org.libproxy.utem.edu.my/document/9282449
Ibrahim, K., Chik, M.A. and Hashim, U., 2016. Semiconductor Fabrication Strategy for Cycle Time and Capacity Optimization : Past and Present, Proceedings of the 2016 International Conference on Industrial Engineering and Operations Management, pp: 2798-2807.
Chik, M.A., 2015. Developing Incremental Capacity During Seasonal Demand for Technologies Beyond 90nm in Semiconductor Fabrication Industry, Universiti Malaysia Perlis.
A. Fatah et al., 2019. “Thermal Oxidation Improvement In Semiconductor Wafer Fabrication,” International Journal of Power Electronics and Drive System. 2019.
Conner, , B., 2011. Creating Virtual Fab Capacity With Equipment Automation. Semicon West. San Francisco
Ewen, H., Monch, L., Ehm, H., Ponsignon, T. and Fowler, J. W., 2017. A Testbed For Simulating Semiconductor Supply Chains. IEEE Transactions on Semiconductor Manufacturing.
Liang, H., Liu, J. L., Liu, H. X., He, Y., Wu, J. and Ge, X., 2016. Optimization of 28nm HK/MG single wafer cleaning process. China Semiconductor Technology International Conference (CSTIC), 2016, pp. 1-3, doi: 10.1109/CSTIC.2016.7464007. Available at: https://ieeexplore.ieee.org.libproxy.utem.edu.my/document/7464007
Pfeffer, M., Oechsner, R., Pfitzner, L., Eckert, S., Hartmann, A., Gold, H., Biebl, G. and Kaspar, J., 2012, Predictive Sampling Approach To Dynamically Optimize Defect Density Control Operations. 2012 SEMI Advanced Semiconductor Manufacturing Conference, pp. 365-370.
Kovacs, I., Topa, M., Buzo, A. and Pelz, G., 2017. An accurate yield estimation approach for multivariate non-normal data in semiconductor quality analysis. 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2017, pp. 1-4, doi: 10.1109/SMACD.2017.7981609.
Jones, W., 2010, Integrated Circuit Economics, Routledge, (2020), pp. 1052-1053.
Scott, S., Muralidhar, P., Jayaseelan, S. and Hu, Y., 2015, Optimized Salicide Clean To Reduce Post Fill Defectivity. In 2015 26th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), pp. 372-374
SEMI, 2022. Standard For Defination And Measurement Of Equipment Realibility, Availability and Maintainability (RAM) for Semiconductor Equipment And Material Internation (SEMI).
SilTerra, Manufacturing System Department, 2018. SilTerra Training Syllabus For Engineer: Introduction To Cycle Time Class Training. SilTerra Manufacturing System, Department. Kulim, Kedah, 2018).
Suganthini R., Periyasamy, P. and Nallusamy, S., 2017. Manufacturing Enhancement through Reduction of Cycle Time using Different Lean Techniques. IOP Conference Series: Materials Science and Engineering, Volume 225, International Conference on Materials, Alloys and Experimental Mechanics (ICMAEM-2017). Available at: https://iopscience.iop.org/article/10.1088/1757-899X/225/1/012282/meta
Lee, B. T., Goh, H. K. and Loh, J. K., 2017. SilTerra Yield Management Training Material. SilTerra Malaysia Sdn. Bhd. Document Control (Quality), pp. 8-20.
SilTerra, Industrial Engineering., “SK20-000007-00 Throughput for CLN Specification,” 2017.
N. B. Kacar et al., “Modeling Cycle Times in Production Planning Models for Wafer Fabrication,” IEEE Transactions on Semiconductor Manufacturing, vol. 29, no. 2, pp.153-167. 2016, doi: 10.1109/TSM.2016.2546314.
B. Conner, “Creating Virtual Fab Capacity with Equipment Automation,” Semicon
West. San Francisco, 2011.
H. Ewen, et al., “A Testbed For Simulating Semiconductor Supply Chains,” IEEE Transactions on Semiconductor Manufacturing, 2017.
H. Liang et al., “Optimization of 28nm HK/MG single wafer cleaning process,” China Semiconductor Technology International Conference (CSTIC), 2016, pp. 1-3, doi: 10.1109/CSTIC.2016.7464007.
SilTerra, M. Yong and F. Chan, “Yield Report FAB-INT2 C16/C18/C20 YLD TREND C16X,” 2018.
SilTerra, ILM, Ong, “SilTerra In-Line Monitoring Knowledge Based Sharing - Salicide Module residue Excursion Rev1.ppt,” 2016.
SilTerra, Fab Integration, “Technology: CMOS Logic,” 2019, Available at:
http://www.SilTerra.com/index.php/technology/technology#section08.
B. T. Lee et al., “SilTerra Yield Management Training Material. SilTerra Malaysia Sdn. Bhd. Document Control (Quality),” 2017, pp. 8-20.
SilTerra Continuous Improvement Competition 2015 - Salicide Residue Elimination.ppt
SilTerra Continuous Improvement Competition 2013 – Throughput Improvement for Single Wafer Salicide Pre-clean.ppt
