Design and Implementation of the Combinational Circuits Using Low Power Adiabatic Logic Techniques
Downloads
Power consumption in a circuit has been a major problem in the usage if devices and leads to serious issues of over battery or supply drain. On decreasing the circuit complexity the circuit needs to adapt to the real time world applications. In this paper, we propose a method so as to decrease power in the circuits that are used in real time, these methods are independent of the logic as they are in much reduced form, as compared to the normal static circuits.
J. Lim, D. G. Kim, and S. I. Chae, “A 16-bit Carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems,” IEEE Joumal of Solid-state Circuits, vol. 34(6), 1999, pp. 898-903.
V. G. Oklobdzija, D. Maksimovic, and F. Lin, “Pass-transistor adiabatic logic using single power-clock supply,” IEEE Tran. on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 44 (IO), 1997,
X. W. Wu, X. Lu, and J. P. Hu, “Adiabatic NP-domino circuits,” Proc. of 4TH Inter. Conf: on ASIC, Shanghai, China, 2001, pp.884-887. 9
S. Kim, C. H. Ziesler, and M. C. Papaefthymiou. “A true single-phase energy-recovery multiplier,” IEEE Trans. on VLSI Systems, vol. 11(2), 2003, pp.194-207.
Y. Moon, and D. Jeong, “An efficient charge recovery logic circuit,” IEEE Journal of Solid-state Circuits, vol.
A. Kramer, J. S. Denker, B. Flower, and J. Moroney, “2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits,” Proc of the Intemational Symposium on Low Powr Electronics and Design, 1995,
A. Vetuli, S. Di Pascoli, and L. M. Reyneri, “Positive feedback in adiabatic logic,” Electronics Letters, vol. 32(20), 1996, pp. 1867.
S. Kim, and M. C. Papaefthymiou, “True single-phase adiabatic circuitry,” IEEE Trans. on VLSI Systems, vol.
D. Maksimovic, and V. G. Oklobdzija, “Integrated power clock generators for low energy logic,” IEEE Power Electronics Specialists Con$, Atlanta, GA, 1995,
