Study the Performance of Silicon-On-Insulator Based Junction Less Transistor Using MOS and FGMOS 6t-Sram Cells
Downloads
In this research, a 6T SRAM cell comprises of two cross-coupled inverters and two access transistors was design and simulated using Sentaurus TCAD and Spice Simulator. The cross-coupled inverters are the memory part used to store the data. When the access transistors are turn ON, enabling the read/write operation. 6T SRAM using metal oxide semiconductor (MOS) and floating gate metal oxide semiconductor (FGMOS) of different node technologies at constant drain voltage (Vdd) of 0.35V were designed and simulated. Power dissipation and delay were computed for different technology nodes using MOS and FGMOS devices. It has been observed that 45nm technology node 6T SRAM cell demonstrated most optimized power dissipation as compared to 180nm, 90nm, and 65nm technology 6T-SRAM cells when we use MOS and FGMOS. In case of delay measurement, it was observed that device with FGMOS have most improved. This reduces the power dissipation, making the SRAM cell applicable for low power applications, and the use of FGMOS further decreases the power dissipation and delay of the 6T-SRAM cell.
S. Sahay and M. J. Kumar, Junctionless field-effect transistors: design, modeling, and simulation. John Wiley & Sons, 2019.
J.-P. Colinge, "The junctionless transistor," in Emerging devices for low-power and high-performance nanosystems: Jenny Stanford Publishing, 2018, pp. 2-72.
A. Surya, D. Nirmal, and J. C. Pravin, "Performance enhancement of the junctionless surrounding gate transistor with high I on/I off ratio," in 2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS), 2015, pp. 1-4: IEEE.
N. D. Akhavan, "Quantum Mechanical Simulation Of Silicon Nanowire Transistors," Tyndall National Institute, 2011.
M. F. M. Noor, N. E. Alias, A. Hamzah, Z. Johari, and M. T. L. Peng, "Design of 6T SRAM Cell Using Optimized 20 nm SOI Junctionless Transistor," in 2019 IEEE Regional Symposium on Micro and Nanoelectronics (RSM), 2019, pp. 141-144: IEEE.
M. Fallahnejad, A. Khodabakhsh, A. Amini, and M. Vadizadeh, "Low-noise Si/Si0. 5Ge0. 5 SOI junctionless TeraFET for designing sub-0.5 dB ultra-broadband LNA in 6G applications," Applied Physics A, vol. 129, no. 5, p. 336, 2023.
A. Baidya, T. R. Lenka, and S. Baishya, "Mixed-mode simulation and analysis of 3D double gate junctionless nanowire transistor for CMOS circuit applications," Superlattices and Microstructures, vol. 100, pp. 14-23, 2016.
M. Devi, C. Madhu, and N. Garg, "Design and analysis of CMOS based 6T SRAM cell at different technology nodes," Materials Today: Proceedings, vol. 28, pp. 1695-1700, 2020.
M. A. Sule et al., "Impact of device parameter variation on the electrical characteristic of n-type junctionless nanowire transistor with high-k dielectrics," Indonesian Journal of Electrical Engineering and Informatics (IJEEI), vol. 8, no. 2, pp. 400-408, 2020.
S. Sharan and A. Chandra, "Analysis of 6T-SRAM Cell Designs Using MOS and FGMOS for Low Power Applications."
P. Shilla, R. Kumar, and A. Kumar, "III-V-Based Gate-All-Around Cylindrical Nanowire Junctionless Field Effect Transistor," in Innovative Applications of Nanowires for Circuit Design: IGI Global Scientific Publishing, 2021, pp. 101-121.
C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, and J.-P. Colinge, "Junctionless multigate field-effect transistor," Applied Physics Letters, vol. 94, no. 5, 2009.
S. Sahay and M. J. Kumar, "Controlling L-BTBT and volume depletion in nanowire JLFETs using core–shell architecture," IEEE Transactions on Electron Devices, vol. 63, no. 9, pp. 3790-3794, 2016.
M. Ehteshamuddin, S. A. Loan, and M. Rafat, "Planar junctionless silicon-on-insulator transistor with buried metal layer," IEEE Electron Device Letters, vol. 39, no. 6, pp. 799-802, 2018.
J. Samandari-Rad, M. Guthaus, and R. Hughey, "Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield," IEEE Access, vol. 2, pp. 577-601, 2014.
P. Upadhyay, R. Kar, D. Mandal, and S. P. Ghoshal, "A design of low swing and multi threshold voltage based low power 12T SRAM cell," Computers & Electrical Engineering, vol. 45, pp. 108-121, 2015.
